

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 07/05/2006

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/722,593	1	1/28/2003	Pascal Gabet	4590-242 5672	
33308	7590	07/05/2006		EXAMINER	
		N GILMAN & B	LE, DINH THANH		
	700 DIAGNOSTIC ROAD, SUITE 300 LEXANDRIA, VA 22314			ART UNIT	PAPER NUMBER
, , , , , , , , , , , , , , , , , , ,				2816	

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Application No.	Applicant(s)				
••		10/722,593	GABET ET AL.				
	Office Action Summary	Examiner	Art Unit				
		DINH T. LE	2816				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address							
Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1)🖂	Responsive to communication(s) filed on <u>01 M</u>	a <u>y 2006</u> .					
2a)⊠	Γhis action is FINAL . 2b) ☐ This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4)⊠ Claim(s) <u>1,2 and 4-20</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-2 and 4-20</u> is/are rejected.							
•	Claim(s) is/are objected to.						
	Claim(s) are subject to restriction and/or	r election requirement.					
Ammlianti	ian Danara	٠.					
	ion Papers						
9) The specification is objected to by the Examiner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
' ' '	The path of declaration is objected to by the Ex	ammer. Note the attached Office	Action of form 1 TO-102.				
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) ☐ All b) ☐ Some * c) ☐ None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachmer	at(s)						
	ce of References Cited (PTO-892)	4) Interview Summary					
· —	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	Paper No(s)/Mail D 5) Notice of Informal F	ate Patent Application (PTO-152)				
	er No(s)/Mail Date	6) Other:	, , , , , , , , , , , , , , , , , , , ,				

Application/Control Number: 10/722,593

Art Unit: 2816

FINAL REJECTION

Claim Rejections

Claim Rejections - 35 USC § 112

Claims 1-2 and 4-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Correction or clarification is required.

In claim 1, the recitation "the variable step synthesizer" on lines 4-7 and 9, "the divider" on line 8 lacks clear antecedent basis. The recitation "Na" and Nb" on lines 10-11 is confusing because it is unclear if these are additional "Na" and "Nb" or further recitation "Na" and "Nb" on lines 3-4.

In claim 10, the recitation "the output signal" on line 4 and "the cycle" on line 7 lacks clear antecedent basis. It is unclear what the "evolution of Na" and "value of Nb" are.

The remaining claims are dependent from the above rejected claims and therefore also considered indefinite.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 10-11 and 13-16 are rejected under 35 USC 102 (b) as being anticipated by Pertersson et al (US 5,140,284).

As the best construed, Petersson et al disclose in Figure 1 a circuit comprising:

Application/Control Number: 10/722,593 Page 3

Art Unit: 2816

- a synthesizer (21-25) for synthesizing a frequency (25-1 12.5M1c) with a variable steps (j7.5M1Z-25M1'17,=12.5M1V to 112.5M1-12-75M1R=37.5M114, see Table 1 at column 5; - one variable rank divider (26) located after the synthesizer (221-25); and

- a frequency controller (31) for deliver division rank command to the diver (26), the frequency command to the divider (2 1) for controlling the variable frequency steps and the synthesis command to the divider (25) for controlling the synthesis steps.
- With regard to claim 11, the variable-rank divider Nb vary according to an arithmetic sequence.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-2, 4-9, 12 and 17 are rejected under 35 USC 103(a) as being unpatentable over Petersson et al (US 5,140,284) in view and Figure 2 of the applicant's admitted prior art and further in view of Dekker (US 6,239,660).

Petersson et al discloses a synthesizer circuit

As the best construed, Petersson et al disclose in Figure 1 a circuit comprising:

- a synthesizer (21-25) for synthesizing a frequency (25-112.5MHZ) with a variable steps (37.5MHZ-25MHZ=12.5MHZ to 112.5MHZ-75MHZ=37.5MHZ), see Table 1 at column 5;
- one variable rank divider (26) located after the synthesizer (221-25); and

Application/Control Number: 10/722,593

Art Unit: 2816

- a frequency controller (31) for deliver division rank command to the diver (26), the frequency command to the divider (21) for controlling the variable frequency steps and the synthesis command to the divider (25) for controlling the synthesis steps.

However, Petersson et al does not disclose that the synthesizer is a fractional step phaselocked loop synthesizer and a filter is placed after the divider.

The applicant's admitted prior art teaches in Figure 2 a synthesizer comprising a fractional step modulo for providing fractional frequency steps.

Dekker teaches in Figure 2 a synthesizer circuit comprising a filter (212) placed after the synthesizer (200) for removing unwanted high frequency noise.

It would have been obvious to a person having skill in the art at the time the invention was made to employ the fractional step modulo taught by the admitted prior art in the circuit of Petersson et al for the purpose of providing fractional frequency steps and the filter taught by Dekker in the circuit of Petersson for the purpose of removing unwanted high frequency noise.

With regard to claim 4, the variable-rank divider Nb takes the values N1=8 to Np= 24, these values following an arithmetic progression, and wherein the maximum frequency of the synthesizer is given by F4=8x4.68M11Z=37.5M14Z.

With regard to claims 6 and 8, the variable-rank divider (26) takes the values N1=8 to Np=24.

With regard to claim 7 and 14, 173:=12.5M1-12 is substantially equal to or smaller than a174=:8/12x37.5M+1Z=25M11Z where a=8/12 is the smallest value obtained in dividing two consecutive elements one after the other.

With regard to claim 9, as understood, the mixer is read on the phase detector (22) of

Petersson et al where it receives the output signal (fvco) and a mixing signal (fre).

With regard to claims 5 and 12, although the step frequency F3=12.5MHZ is not equal or slightly lower that (N1/N2)*F4=8/24x37.5MHZ=25MHZ as claimed; however, the step frequency of Ptersson et al can be selected by selecting the divisors P and R as shown on Table 1 at column 5. Thus, selecting a predetermined frequency step for the circuit of Petersson in order to accommodate with the requirement of a predetermined system in which the circuit of Petersson is to be used would have been obvious at the time of the invention. The same is true for claim 17 in which the reference frequency and the step frequency can be selected to equal to the LCM of the sequence N1.

Response to Applicant's Arguments

The applicant argues that the value "N" of Petersson is not varied. The argument is not persuasive because Petersson suggests on lines 30-36, column 5, that the value N is changed and controlled by the control circuit (27). Thus, the value N is varied.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after. the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Art Unit: 2816

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DINH T. LE whose telephone number is (571) 272-1745. The examiner can normally be reached on Monday-Friday (8AM-7PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, TIMOTHY CALLAHAN can be reached at (571) 272-1740.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

6/28/06

PRIMARY EXAMINER